

SAMSUNG SEMICONDUCTOR, INC.

JANUARY 1985

78 UNRES Ouy

KM4128 996266

006711

# 131,072-BIT NMOS DYNAMIC RAM 6711

TRI

## GENERAL DESCRIPTION

The KM4128 is a fully decoded NMOS dynamic random access memory organized as 131,072 one-bit words. It consists of two KM4164A 64Kx1 DRAMS interconnected in a stacked DIP arrangement.

Two RAS inputs are provided for separately selecting either the top or bottom 64K section of the KM4128A. The other pins are connected in parallel.


The design is optimized for high speed, high performance applications such as computer memory, buffer memory, and peripheral storage where low power dissipation and compact board layout are required.

Multiplexed row and column address inputs permit the KM4128 to be housed in a plastic 16-pin stacked DIP. The KM4128 is fabricated using Tristar's silicon gate NMOS Double-layer Polysilicon process.

## FEATURES


- 128Kx1 in 16-pin stacked DIP
- Row Access Time/Cycle Time  
KM4128-15 150/260ns  
KM4128-20 200/345ns
- Low power: 44mW standby, 220mW active
- Common I/O using Early Write
- Dout held indefinitely by CAS
- Schmitt triggers on activating inputs
- Single +5V ± 10% power supply
- 4msec/256 cycle refresh
- Two RAS inputs for selecting top or bottom 64K memory chips

## FUNCTIONAL BLOCK DIAGRAM



Handle With Care

## PIN CONFIGURATION



RAS1 Bottom Chip  
RAS2 Top Chip

**NOTE:** IEEE STD. 662-1980 symbols are used in this data sheet. D = Data In, W = Write Enable, Q = Data Out. TRISTAR SEMICONDUCTOR, INC., and SAMSUNG SEMICONDUCTOR & TELECOMMUNICATIONS CO., LTD., reserve the right to change products and specifications without notice. This information does not convey any license under patent rights of TRISTAR SEMICONDUCTOR, INC., and SAMSUNG SEMICONDUCTOR & TELECOMMUNICATIONS CO., LTD., or others.

KM4128 131,072-BIT DYNAMIC RAM

## ABSOLUTE MAXIMUM RATINGS (See Note)

RATING		SYMBOL	VALUE	UNITS
Voltage on any pin relative to $V_{SS}$		$V_{IN}, V_{OUT}$	- 1 to + 7.0	V
Voltage on $V_{CC}$ supply relative to $V_{SS}$		$V_{CC}$	- 1 to + 7.0	V
Storage Temperature	Plastic	$T_{stg}$	- 40 to + 125	°C
Power Dissipation		$P_D$	1.0	W
Short Circuit Output Current		$I_{OS}$	50	mA

**Note:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may effect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. It is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

## RECOMMENDED OPERATING CONDITIONS (Referenced to $V_{SS}$ )

PARAMETER	SYMBOL	VALUE			UNIT	OPERATING TEMPERATURE
		Min	Typ	Max		
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V	0°C to + 70°C
	$V_{SS}$	0	0	0	V	
Input High Voltage, all Inputs	$V_{IH}$	2.4	—	$V_{CC+1}$	V	
Input Low Voltage, all Inputs	$V_{IL}$	- 1.0	—	0.8	V	

## DC CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

PARAMETER	SYMBOL	Min	Max	UNITS
OPERATING CURRENT* Average Power Supply Current (RAS, CAS cycling; $t_{PC} = \min$ ; see notes 10, 11)	$I_{CC1}$	—	40	mA
STANDBY CURRENT Power Supply Current ( $\overline{RAS}/\overline{CAS} = V_{IH}$ ; see note 10)	$I_{CC2}$	—	8	mA
REFRESH CURRENT* Average Power Supply Current ( $CAS = V_{IH}$ ; $\overline{RAS1}$ & $\overline{RAS2}$ Cycling $t_{PC} = \min$ ; see note 11)	$I_{CC3}$	—	60	mA
PAGE MODE CURRENT* Average Power Supply Current ( $\overline{RAS} = V_{IL}$ , $\overline{CAS}$ cycling; $t_{PC} = \min$ ; see notes 10, 11)	$I_{CC4}$	—	35	mA
INPUT LEAKAGE CURRENT any input ( $0V \leq V_{IN} \leq 5.5V$ , all other pins not under test = 0V)	$I_{IL}$	- 20	20	$\mu A$
OUTPUT LEAKAGE CURRENT (Data out is disabled, $0V \leq V_{OUT} \leq 5.5V$ )	$I_{OL}$	- 20	20	$\mu A$
OUTPUT LEVEL Output High Voltage ( $I_{OH} = 5.0$ mA)	$V_{OH}$	2.4	—	V
OUTPUT LEVEL Output Low Voltage ( $I_{OL} =$ mA)	$V_{OL}$	—	0.4	V

## CAPACITANCE ( $T_A = 25$ °C)

PARAMETER	SYMBOL	VALUE			UNITS
		Min	Typ	Max	
Input Capacitance $A_0 - A_7, D$	$C_{IN1}$	—	—	5	pF
Input Capacitance $\overline{CAS}, \overline{W}$	$C_{IN2}$	—	—	5	pF
Input Capacitance $\overline{RAS1}, \overline{RAS2}$	$C_{IN3}$	—	—	4	pF
Output Capacitance Q	$C_{OUT}$	—	—	14	pF

2

# AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted. See notes 1, 2, & 3)

PARAMETER	NOTES	SYMBOL		KM4128-15		KM4128-20		UNITS
		ALTERNATE	*STANDARD	Min	Max	Min	Max	
Time between Refresh		t <sub>REF</sub>	TRVRV		4		4	ms
Random Read/Write Cycle Time		t <sub>RC</sub>	TRELREL	260		345		ns
Read-Write/Read-Modify-Write Cycle Time		t <sub>RWC</sub>	TRELREL	295		370		ns
Page Mode Cycle Time		t <sub>PC</sub>	TCELCÉL	175		225		ns
Access Time from RAS	(4), (6)	t <sub>RAC</sub>	TRELQV		150		200	ns
Access Time from CAS	(5), (6)	t <sub>CAC</sub>	TCELQV		85		120	ns
Output Buffer Turn off Delay		t <sub>OFF</sub>	TCEHQZ	0	35	0	40	ns
Transition Time		t <sub>T</sub>	TT	3	100	3	100	ns
RAS Precharge Time		t <sub>RP</sub>	TREHREL	100		135		ns
RAS Pulse Width		t <sub>RAS</sub>	TRELREH	150	10,000	200	10,000	ns
RAS Hold Time		t <sub>RSH</sub>	TCELREH	75		100		ns
CAS Precharge Time		t <sub>CP</sub>	TCEHCEL	35		40		ns
CAS Precharge Time (All cycles except page mode)	(9)	t <sub>CPN</sub>	TCEHCEL	30		35		ns
CAS Pulse Width		t <sub>CAS</sub>	TCELCEH	85	∞	120	∞	ns
CAS Hold Time		t <sub>CSH</sub>	TRELCEH	150		200		ns
RAS to CAS Delay Time	(4)	t <sub>RCD</sub>	TRELCEL	25	65	30	80	ns
CAS to RAS Precharge Time		t <sub>CRP</sub>	TCEHREL	0		0		ns
Row Address Set Up Time		t <sub>ASR</sub>	TAVREL	0		0		ns
Row Address Hold Time		t <sub>RAH</sub>	TRELAX	20		25		ns
Column Address Set Up Time		t <sub>ASC</sub>	TAVCEL	0		0		ns
Column Address Hold Time		t <sub>CAH</sub>	TCELAX	40		50		ns
Read Command Set Up Time		t <sub>RCS</sub>	TWHCEL	0		0		ns
Read Command Hold Time Referenced to CAS	(8)	t <sub>RCH</sub>	TCEHWX	0		0		ns
Read Command Hold Time Referenced to RAS	(8)	t <sub>RRH</sub>	TREHWX	0		0		ns
Write Command Set Up Time	(7)	t <sub>WCS</sub>	TWLCEL	0		0		ns
Write Command Hold Time		t <sub>WCH</sub>	TCELWH	50		60		ns
Write Command Pulse Width		t <sub>WP</sub>	TWLWH	45		55		ns
Write Command to RAS Lead Time		t <sub>RWL</sub>	TWLREH	45		55		ns
Write Command to CAS Lead Time		t <sub>CWL</sub>	TWLCEH	45		55		ns
Data In Set Up Time		t <sub>DS</sub>	TDVCEL	0		0		ns
Data In Hold Time		t <sub>DH</sub>	TCELDX	45		55		ns
CAS to $\bar{W}$ Delay	(7)	t <sub>CWD</sub>	TCELWL	75		100		ns
RAS to $\bar{W}$ Delay	(7)	t <sub>RWD</sub>	TRELWL	140		180		ns
Column Address Hold Time Referenced to RAS		t <sub>AR</sub>	TRELAX	100		130		ns
Write Command Hold Time Referenced to RAS		t <sub>WCR</sub>	TRELWH	110		140		ns
Data-In Hold Time Referenced to RAS		t <sub>DHR</sub>	TRELDX	105		135		ns

See notes on following page.


\*These symbols are described in IEEE Std. 662-1980: IEEE Standard Terminology for Semiconductor memory.

## NOTES

1. An initial pause of  $100\mu\text{s}$  is required after power-up followed by any 8  $\overline{\text{RAS}}$  cycles before proper device operation is achieved. This requirement applies to  $\overline{\text{RAS1}}$  and  $\overline{\text{RAS2}}$  separately.
2. AC characteristics assume  $T_T = 5\text{ns}$ .
3.  $V_{IH}$  (min.) and  $V_{IL}$  (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  (min.)  $V_{IL}$  (max.).
4.  $t_{\text{RCD}}$  is specified as a reference point only. If  $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max.})$  the specified maximum value of  $t_{\text{RAC}}$  (max.) can be met. If  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max.})$  then  $t_{\text{RAC}}$  is increased by the amount that  $t_{\text{RCD}}$  exceeds  $t_{\text{RCD}}(\text{max.})$ .
5. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max.})$ .
6. Measured with a load equivalent to 2 TTL loads and 100pF.
7.  $t_{\text{WCS}}$ ,  $t_{\text{CWD}}$  and  $t_{\text{RWD}}$  are restrictive operating parameters in READ-WRITE and READ-MODIFY-WRITE only. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min.})$ , the cycle is an early write cycle, and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min.})$  and  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min.})$ , the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out is indeterminate.
8. Either  $t_{\text{RRH}}$  or  $t_{\text{RCH}}$  must be satisfied for a read cycle.
9. If  $\overline{\text{CAS}}$  is low at the falling edge of  $\overline{\text{RAS}}$ ,  $D_{\text{out}}$  will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer  $\overline{\text{CAS}}$  must be pulsed high for  $t_{\text{CPN}}$ . Note 8 applies to determine valid data out.
10.  $\overline{\text{RAS}}$  indicates either  $\overline{\text{RAS1}}$  or  $\overline{\text{RAS2}}$  but not both simultaneously.
11.  $I_{\text{CC}}$  is dependent on output loading and cycle rates. Specified values are obtained with the output open.


## TIMING DIAGRAMS

### READ CYCLE




**TIMING DIAGRAMS (Continued)**

**WRITE CYCLE (EARLY WRITE)**




**READ-WRITE/READ-MODIFY-WRITE CYCLE**




# TIMING DIAGRAMS (Continued)

## RAS-ONLY REFRESH CYCLE

NOTE:  $\overline{\text{CAS}} = V_{IH}$ ,  $\overline{\text{W}}, \text{D} = \text{Don't Care}$




## HIDDEN RAS-ONLY REFRESH CYCLE




6

# TIMING DIAGRAMS (Continued)

## PAGE MODE READ CYCLE




## PAGE MODE WRITE CYCLE



# PACKAGE DIMENSIONS

## 16-LEAD PLASTIC STACKED DIP



Circuit diagrams utilizing TRISTAR and or SAMSUNG SEMICONDUCTOR & TELECOMMUNICATIONS CO., LTD., products are included as a means of illustrating typical semiconductor applications, consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of TRISTAR and or SAMSUNG SEMICONDUCTOR & TELECOMMUNICATIONS CO., LTD., or others. TRISTAR and or SAMSUNG SEMICONDUCTOR & TELECOMMUNICATIONS CO., LTD., reserve the right to change device specifications.



**SAMSUNG SEMICONDUCTOR, INC.**

5150 Great America Parkway  
Santa Clara, California 95054

Telephone: 408/980-1630  
Telex: 339544 KORSEM SNTA

Printed in U.S.A. Copyright 1985 BP BP OIM NO185